

Resonant DC/DC Converter to Reduce Voltage Stress and Ripples

Dr.T.Govindaraj¹, Vaisakh.T²

¹ Professor & Head, Department of Electrical and Electronics Engineering
Muthayammal Engineering College, Rasipuram, Tamil Nadu, India

² M.E.PED Scholar, Department of Electrical and Electronics Engineering
Muthayammal Engineering College Rasipuram, Tamil Nadu, India

Abstract: This project proposes a novel method to reduce voltage stresses across switches (IGBT), transformer windings and to reduce the output voltage ripple. Circuit sharing technique is used to reduce the stresses across the transformer windings. Multilevel converter technique is used to reduce the voltage stress across the switches. The switches are turned on using ZVS scheme to reduce stresses further. The current doubler rectifier used to reduce output ripple current which further increases the efficiency. We use phase shift pwm method to turn on and off the switches.

Keywords- Phase shift pulse width modulation, Resonant converter, voltage stress reduction.

I. Introduction

The prime motive of any drive is to extract maximum output from the system. That is to increase the efficiency of the system. The efficiency of any system is directly dependent on losses. There are some losses in the system which always goes unnoticed. The losses in switches and transformer windings due to voltage stress are such losses. The proposed topology is to reduce such losses and reduce the ripples in output current. This makes the system very reliable and effective.

The voltage stress of power switches in the N-level converters/inverters is equal to $V_{in} / (N-1)$. In order to meet the demand of high efficiency, small-volume, and lightweight converters, active clamped converters^[5], asymmetric half-bridge converters, series resonant converters^[2], and phase-shift full-bridge converters have been developed to

achieve zero-current switching (ZCS)^{[1][3][10]} at turn-off or zero-voltage switching (ZVS)^{[3][4][5][9]} at turn-on. In the secondary side, the center tapped rectifier can be used to regulate output voltage, smooth the output ripple current, and have one diode voltage drop. The voltage stress of rectifier diodes in the diode bridge rectifier^[6] is much lower compared with that in centre tapped rectifier.

A new soft-switching pv input^{[8][6]} dc/dc resonant converter^[7] for high-voltage applications is presented in this paper. A three-level diode-clamped^[5] dc/dc converter^{[7][12]} with one flying capacitor^[11] is adopted to reduce the voltage stress of active switches at one-half of the input voltage. The phase shift PWM scheme is used to regulate the output voltage at the desired voltage level. Current doubler rectifiers are adopted in the secondary side to reduce the output ripple current.

II. Circuit configuration

The proposed ZVS dc/dc converter is shown in fig.1. The capacitive input voltage divider will divide the input voltage V_{in} to $v_{Cin1} = v_{Cin2} = V_{in}/2$. S1-S4 are IGBT with voltage stresses $V_{in}/2$. C1 and C2 are dc blocking capacitance and Lr1 and Lr2 are resonant inductance. T1 and T2 are the transformers. D1-D4 are rectifier diodes. The proposed converter adopts phase shift PWM strategy to regulate output voltage.

There are two three level PWM circuits in proposed converter. These two circuits use same

power switches S1-S4, the flying capacitor Cf, and the clamped diodes Da and Db. Three voltage levels Vin, Vin/2 and zero are generated at AC terminals.

Current doubler rectifier are used at the secondary side to obtain stable output voltage with one diode conduction loss and partially cancel output ripple current. The input to the current divider is given from a photovoltaic system^[6] which consists of pv cell array and a boost converter.

The two circuits at the primary side uses same power switches S1-S4. The component of first circuit include Cin1, Cin2, Da, Db, Cf, S1-S4, Cr1-Cr4, C1, Lr1, T1, D1, D2, Lo1 and Lo2.




Fig 1: zvs dc/dc converter feeding PMDC motor

The second circuit consist of Cin1, Cin2, Da, Db, Cf, S1-S4, Cr1-Cr4, C2, Lr2, T2, D3, D4, Lo3 and Lo4.

The circuit diagram of the DC to DC resonant converter fed PMDC motor is shown above. Here the resonant converter is the key part, output from converter is effectively utilized for driving a PMDC motor, and motor controlling is done with the help of a PI controller.

The circuit consists of a dc power source along with voltage divider and multilevel inverter in the primary circuit. The secondary side consists of

rectifier stage. The input dc source is a PV input which is followed by a capacitive potential divider.

The input capacitors Cin1 and Cin2 divide the voltage and will feed to the multilevel inverter. The multilevel inverter consists of four IGBT switches. The multilevel inverter are used for two purposes.

- a) To reduce the voltage across each input switch
- b) To convert the dc power to ac power

III. Operating principle

The following assumptions are made to simplify the system analysis.

- 1) Power semiconductors S1-S4, D1-D4, Da, and Db are ideal.
- 2) $Lm1 = Lm2 = Lm$, $Lr1 = Lr2 = Lr$, Lm , and $Lo1 = Lo2 = Lo3 = Lo4 = Lo$.
- 3) Cin1 and Cin2 are equal and large enough to be considered as two voltage sources $VCin1 = VCin2 = Vin/2$.
- 4) The turn ratio of transformers T1 and T2 is $n = np/ns$.
- 5) $Cr1 = Cr2 = Cr3 = Cr4 = Cr$.
- 6) C1, C2, and Cf are large enough to be treated as three constant voltages $VC1 = VC2 = VCf = Vin/2$.
- 7) Co is large enough to be considered as a constant output voltage

MODES OF OPERATION

MODE 1

S1 is turned off. Since Lo1-Lo4 are large enough, primary side currents are almost constant in mode 1. Switch S1 is turned off at ZVS. ZVS turn on condition of S4 is done. If the ZVS turn-on condition of S4 is met voltage across S4 can be decreased to zero voltage.

MODE 2

In mode 2, $V_{ab}=V_{bc}=(V_{in})/2$ and $v_{p1}=v_{p2}=0$. Thus primary and secondary winding voltages are all zero. D1-D4 are forced to conduct, and the output inductor voltages $V_{L01}=V_{L02}=V_{L03}=V_{L04}= -V_o$. I_{L01} - I_{L04} all decrease with current slope $-V_o/L_o$ in this mode. This mode ends with S2 being turned off




Fig 2: Mode 1




Fig 3: Mode 2

MODE 3

S2 is turned off. Cr2 is charged from zero voltage and Cr3 is discharged linearly from $V_{in}/2$. Rising slope of voltage across S2 is limited by Cr2

and Cr3. Then S3 is turned on by ZVS and once this is met Cr3 is discharged to zero voltage

MODE 4

$V_{cr3} = 0$ and anti-parallel diode of S3 starts conducting. $V_{ab} = V_{in}$, $V_{bc} = 0$, $V_{p1} = V_{in}/2$ and $V_{p2} = -V_{in}/2$. Since D1-D4 are still conducting primary and secondary windings, all have zero voltage. Inductor current i_{Lr1} increases and i_{Lr2} decreases in this mode. This mode ends when diode current i_{D1} and i_{D4} are decreased to zero.




Fig 4: Mode 3




Fig 5: Mode 4

MODE 5

Primary current i_{Lr1} increases linearly with voltage $V_{in}/2$ and i_{Lr2} decreases linearly with voltage $-V_{in}/2$. The inductor current i_{Lo1} and i_{Lo4} increase and i_{Lo2} and i_{Lo3} decrease in this mode




Fig 6: Mode 5

MODE 6




Fig 7: Mode 6

Rising slope of voltage across S4 is limited by Cr1 and Cr4. Thus S4 is turned off at ZVS. Mode ends when $V_{cr1} = 0$ and $V_{cr4} = V_{in}/2$.

MODE 7

In this mode voltage $V_{ab} = V_{bc} = V_{in}/2$ and $V_{p1} = V_{p2} = 0$. Thus D1-D4 are conducting. The output inductor voltages and inductor currents will decrease. Diode currents I_{d1} and I_{d4} decrease. This mode ends when S3 is turned off




Fig 8: Mode 7

MODE 8




Fig 9: Mode 8

Cr2 is discharged linearly from $V_{in}/2$ and Cr3 is charged linearly from zero voltage. The rising slope voltage of S3 is limited by Cr2 and Cr3. Thus S3 is turned off at ZVS. This mode ends when $V_{cr2} = 0$ and $V_{cr3} = V_{in}/2$.

MODE 9

$V_{ab} = 0$, $V_{bc} = V_{in}$, $V_{pi} = -V_{in}/2$ and $V_{p2} = V_{in}/2$. Primary and secondary side voltages of T1 and T2 are all zero voltage. This mode ends when $I_{d2} = I_{d3} = 0$.




Fig 10: Mode 9

MODE 10




Fig 11: Mode 10

Transformers T1 and T2 are working as forward type transformers. Thus primary current i_{Lr1} decreases linearly with $-V_{in}/2$ and i_{Lr2} increases linearly with $V_{in}/2$. The inductor current i_{Lo1} and i_{Lo4} decrease and i_{Lo2} and i_{Lo3} increases. This mode ends with S1 is turned off

IV. Experimental results

The proposed circuit was developed and analyzed in MATLAB software. The PV input was given to the multilevel converter through a capacitive voltage divider which in turn gets rectified and feed a PMDC motor.

MATLAB simulation circuit diagram, resultant waveforms for converter output voltage, current and other output waveforms are given below




Fig 12: MATLAB simulation circuit.

V. Resultant waveform

The simulation results consist of output voltage waveform, voltage across switch, voltage across

primary and secondary windings of transformer voltage across output inductor, current through output inductor and resonant inductor current




Fig 13 : Output voltage waveform




Fig 14: Voltage across switch




Fig 15: Voltage across transformer primary winding




Fig 16 : Voltage across output inductor




Fig 17 Voltage across secondary winding of transformer




Fig 18 Gate pulse for all switches




Fig 19 : Current through output inductor

VI. Conclusion

In this paper a converter topology is proposed to reduce the voltage stress across switches and transformer windings and also to reduce the ripple in output current. Phase shift PWM method is used to control the IGBT switches and thus regulate output voltage. Compared to conventional parallel three level dc-dc converter, the proposed technology uses lesser number of switches.

Thus by using the proposed converter topology we can achieve,

- a) Lesser voltage stress across IGBT switches.
- b) Lesser voltage stress across transformer windings.
- c) Low ripples in output current.
- d) Better output voltage with greater stability.

Use of lesser number of switch reducing cost and losses

Reference

- [1] B.Yuan, X.Yang, X.Zeng, J.Duan, J.Zhai, D.Li. 'Analysis and design of a high step up current fed multi resonant DC-DC converter with low circulating energy and ZCS for all active switches'. *IEEE TRANS IND ELECTRON* VOL 59 NO 2 FEB 2012
- [2] Bor-ren Lin, J.J.Chen, J.Y.Yong 'Analysis and implementation of a dual resonant converter' *IEEE TRANS IND ELECTRON* VOL 58 NO 7 JUL 2011
- [3] Fuxin Liu, Jiajia Yan, and Xinbo Ruan **2010(5)**.Zero-Voltage and Zero-Current-Switching PWM Combined Three-Level DC/DC Converter, May. 2010
- [4] K. Jin and X. Ruan, "Zero-voltage-switching multiresonant three-level converters," *IEEE Trans. Ind. Electron.*, vol. 54, no. 3, pp. 1705–1715, Jun. 2007
- [5] W. Chen and X. Ruan, "Zero-voltage-switching PWM hybrid full-bridge three-level converter with secondary-voltage clamping scheme," *IEEE Trans. Ind. Electron.*, vol. 55, no. 2, pp. 644–654, Feb. 2008
- [6] Dr.T.Govindaraj, and M. Gunasegaran, "PV Micro inverter System based Electric Drive , " *International Journal Of Advanced and Innovative Research*.ISSN: 2278-7844, Dec-2012, pp 458-467
- [7] Dr.T.Govindaraj, and M.Jagadeesh, " Resonant Converter Fed PMDC Drive Using Soft Switching Techniques,"*International Journal Of Advanced and Innovative Research*.ISSN: 2278-7844, Dec- 2012 .pp 535-541
- [8] Yushan Liu, *Student Member, IEEE*, BaomingGe, *Member, IEEE*, Haitham Abu-Rub, *Senior Member, IEEE*, Fang Z. Peng, *Fellow, IEEE* An Effective Control Method for Quasi-Z-Source Cascade Multilevel Inverter-Based Grid-Tie Single-Phase Photovoltaic Power System *IEEE Transon Ind Info, VOL. 10, NO. 1, FEBRUARY 2014* 399
- [9] E. H. Kim and B. H. Kwan, "Zero-voltage and zero-current switching full bridge converter with secondary resonance," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 1017–1024, Mar. 2010.
- [10] Milan Ilic and Dragan Maksimovi "Interleaved zero current transition buck converter," *IEEE Trans. Power Electron*, VOL. 43, NO. 6, NOV/DEC 2007
- [11] Switches Eduardo Deschamps, *Member, IEEE*, and Ivo Barbi, *Senior Member, IEEE* A Flying-Capacitor ZVS PWM 1.5 kW DC-to-DC Converter with Half of the Input Voltage Across the Switches *IEEE TRANS ON POWER ELECTRON*, VOL. 15, NO. 5, SEPTEMBER 2000 855
- [12] Hyungjoon Kim, Changwoo Yoon, and Sewan Choi, *Senior Member A* Three-Phase Zero-Voltage and Zero-Current Switching DC–DC Converter for Fuel Cell Applications *IEEE IEEE TRANS ON POWER ELECTRON*, VOL. 25, NO. 2, FEBRUARY 2010 391
- [13]Dr.T.Govindaraj, and S.Deepika, "Hybrid input Boost converter Fed BLDC Drive," *International Journal Of Advanced and Innovative Research*. ISSN: 2278-7844, Dec-2012, pp 444-451
- [14] Dr.T.Govindaraj, and V.Purushothaman, "Simulation Modeling of Inverter Controlled BLDC Drive Using Four Switch," *International Journal of Advanced and Innovative Research*.ISSN: 2278-7844,Dec- 2012, pp 554-559.
- [15] Govindaraj Thangavel, Debashis Chatterjee, and Ashoke K. Ganguli,"Design, Development and Control of an Axial Flux Permanent Magnet Linear Oscillating Motor using FE Magnetic Analysis Simulation Models," *Int. Journal of Electrical and Electronics Engineering, Oradea, Romania*, October 2010
- [16] R.Narmatha and T.Govindaraj, "Inverter Dead-Time Elimination for Reducing Harmonic Distortion and Improving Power Quality", *International journal of Asian Scientific Research*, vol.3, April 2013
- [17] Dr.T.Govindaraj, and A.Kanimozhi, " Instantaneous Torque control of Small Inductance Brushless DC Drive,"*International Journal Of Advanced and Innovative Research*.ISSN: 2278-7844, Dec-2012 .pp 468- 474.
- [18] Dr.T.Govindaraj, and T.Keerthana, " DFC And DTC Of Special Electric Drive Using PI And FLC, " *International Journal Of Advanced and Innovative Research*.ISSN: 2278-7844, Dec-2012 .pp 475-481.
- [19]Dr.T.Govindaraj, and T.Sathesh kumar, "New Efficient Bridgeless Cuk Converter Fed PMDC Drive For PFC Applications," *International Journal Of Advanced and Innovative Research*.ISSN: 2278-7844, Dec- 2012, pp 518-523
- [20]Dr.T.Govindaraj, and B.Gokulakrishnan, "Simulation of PWM based AC/DC Converter control to improve Power Quality," *International Journal of Advanced and Innovative Research*.ISSN: 2278-7844, Dec-2012, pp 524-533.

[21] T.Govindaraj, Rasila R, "Development of Fuzzy Logic Controller for DC – DC Buck Converters", *International Journal of Engineering Techsci Vol* 2(2), 192-198, 2010

[22] Govindaraj Thangavel, Debashis Chatterjee, and Ashoke K. Ganguli, "Design, Development and Finite Element Magnetic Analysis of an Axial Flux PMLM," *International Journal of Engineering and Technology*, Vol.2 (2), 169-175 , 2010

[23] Govindaraj Thangavel, Ashoke K. Ganguli and Debashis Chatterjee, "Dynamic modeling of direct drive axial flux PMLM using FEM analysis" *International journal of Elixir Electrical Engineering* Vol.45 pp 8018- 8022, April 2012

[24] G. Thangavel and A. K. Ganguli, "Dynamic Modeling of Directive Drive Axial Flux PM Linear Oscillatory Machine Prototype Using FE Magnetic Analysis", *Iranian Journal of Electrical and Computer Engineering*, Vol. 10, No. 2, Summer-Fall 2011

[25] Govindaraj Thangavel, Debashis Chatterjee, and Ashoke K. Ganguli, "FEA based Axial Flux permanent Magnet Linear Oscillating Motor," *International Journal THE ANNALS OF "DUNAREA DE JOS" UNIVERSITY OF GALATI F ASCICLE III, ELECTROTECHNICS, ELECTRONICS, AUTOMATIC CONTROL, INFORMATICS*, July 2010

[26] Govindaraj Thangavel, Debashis Chatterjee, and Ashoke K. Ganguli, "FEA Simulation Models based Development and Control of An Axial Flux PMLM," *International Journal of Modelling and Simulation of Systems*, Vol.1, Iss.1, pp.74-80, 2010



Dr.Govindaraj Thangavel born in Tiruppur , India in 1964. He received the B.E. degree from Coimbatore Institute of Technology, M.E. degree from PSG College of Technology and Ph.D. from Jadavpur University, Kolkatta,India in 1987, 1993 and 2010 respectively. His Biography is included in Who's Who in Science and Engineering 2011-2012 (11th Edition). Scientific Award of Excellence 2011 from American Biographical Institute (ABI). Outstandin Scientist of the 21st century by International Biographical centre of Cambridge, England 2011.

Since July 2009 he has been Professor and Head of the Department of Electrical and Electronics Engineering, Muthayammal Engineering College affiliated to Anna University, Chennai, India. His Current research interests includes Permanent magnet machines, Axial flux Linear oscillating Motor, Advanced Embedded power electronics controllers,finite element analysis of special electrical machines,Power system Engineering and Intelligent controllers.He is a Fellow of Institution of Engineers India(FIE) and Chartered Engineer (India).Senior Member of International Association of Computer Science and Information. Technology (IACSIT). Member of International Association of Engineers(IAENG), Life Member of Indian Society for Technical Education(MISTE). Ph.D. Recognized Research Supervisor for Anna University and Satyabama University Chennai. Editorial Board Member for journals like *International Journal of Computer and Electrical Engineering*,*International Journal of Engineering and Technology*,*International Journal of Engineering and Advanced Technology* (JEAT).*International Journal Peer Reviewer* for Taylor &Francis *International Journal "Electrical Power Components & System"*United Kingdom,*Journal of Electrical and Electronics Engineering Research*,*Journal of Engineering and Technology Research* (JETR),*International Journal of the Physical Sciences*,*Association for the Advancement of Modelling and Simulation Techniques in Enterprises*,*International Journal of Engineering & Computer Science* (IJECS),*Scientific Research and Essays*,*Journal of Engineering and Computer Innovation*,*E3 Journal of Energy Oil and Gas*

Research,World Academy of Science, Engineering and Technology,Journal of Electrical and Control Engineering (JECE),Applied Computational Electromagnetics Society etc.. He has published 132 research papers in International/National Conferences and Journals. Organized 40 National / International Conferences/Seminars/Workshops. Received Best paper award for ICEESPEEE 09 conference paper. Coordinator for AICTE Sponsored SDP on special Drives,2011.Coordinator for AICTE Sponsored National Seminar on Computational Intelligence Techniques in Green Energy, 2011.Chief Coordinator and Investigator for AICTE sponsored MODROBS - Modernization of Electrical Machines Laboratory. Coordinator for AICTE Sponsored International Seminar on "Power Quality Issues in Renewable Energy Sources and Hybrid Generating System", July 2013.